A simple and complementary metal-oxide-semiconductor-compatible method for fabricating germanium ͑Ge͒ single-electron transistors (SETs) is proposed, in which the Ge quantum dots (QDs) are naturally formed by selective oxidation of Si 0.95 Ge 0.05 / Si wires on a silicon-on-insulator substrate. Clear Coulomb-blockade oscillations, Coulomb staircase, and negative differential conductances were experimentally observed at room temperature. Single-electron transistors (SETs) not only pave the way for scientific insight into nanostructures but also offer the advantages of good scalability and ultralow power operation for future memory and quantum information applications. Crucial for an industrial success of SETs is roomtemperature operation as well as manufacturability with economical and reproducible methods. To achieve this, one would need to produce quantum structures smaller than 10 nm in Si-based materials. Approaches based on somewhat fortuitous phenomena have been proposed to realize nanometer-scale Si quantum dots (QDs), 1-4 however, their controllability and reproducibility have not been guaranteed. Recently, some controllable and integrated circuit (IC)-compatible fabrication processes for Si-dot SETs have been proposed 5-10 and large Coulomb-blockade oscillations at room temperature have also been reported. [8] [9] [10] Two basic criteria must be fulfilled for a successful SET's operation at room temperature; one is that the energy level separation within QDs should be larger than the thermal energy ͑⌬E Ͼ k B T͒ to avoid thermal perturbation and the other is the charging energy has to be greater than thermal energy and tunneling rate (U Ͼ k B T and U ӷ⌫) to reduce cotunneling noise. From these points of view, germanium ͑Ge͒ QDs would be more attractive for single-electron (or single-hole) device applications since stronger carrier confinements and larger energy level separations would benefit from its lower-energy band gap and smaller carrier's effective mass as compared to Si QD at the same size. We estimated the effective mass of electrons in a spherical QD by m * =3/͑1/m l +2/m t ͒, where m l and m t are the longitudinal and transverse effective mass of bulk material, respectively. The effective mass conception has been proven to work well for materials in nanometer scale.
Single-electron transistors (SETs) not only pave the way for scientific insight into nanostructures but also offer the advantages of good scalability and ultralow power operation for future memory and quantum information applications. Crucial for an industrial success of SETs is roomtemperature operation as well as manufacturability with economical and reproducible methods. To achieve this, one would need to produce quantum structures smaller than 10 nm in Si-based materials. Approaches based on somewhat fortuitous phenomena have been proposed to realize nanometer-scale Si quantum dots (QDs), [1] [2] [3] [4] however, their controllability and reproducibility have not been guaranteed. Recently, some controllable and integrated circuit (IC)-compatible fabrication processes for Si-dot SETs have been proposed [5] [6] [7] [8] [9] [10] and large Coulomb-blockade oscillations at room temperature have also been reported. [8] [9] [10] Two basic criteria must be fulfilled for a successful SET's operation at room temperature; one is that the energy level separation within QDs should be larger than the thermal energy ͑⌬E Ͼ k B T͒ to avoid thermal perturbation and the other is the charging energy has to be greater than thermal energy and tunneling rate (U Ͼ k B T and U ӷ⌫) to reduce cotunneling noise. From these points of view, germanium ͑Ge͒ QDs would be more attractive for single-electron (or single-hole) device applications since stronger carrier confinements and larger energy level separations would benefit from its lower-energy band gap and smaller carrier's effective mass as compared to Si QD at the same size. We estimated the effective mass of electrons in a spherical QD by m * =3/͑1/m l +2/m t ͒, where m l and m t are the longitudinal and transverse effective mass of bulk material, respectively. The effective mass conception has been proven to work well for materials in nanometer scale. 11 Therefore, it is reasonable to expect that the criterion imposed on the QD size for roomtemperature SETs is less stringent in the case of Ge. In this letter, we explored a simple method that is compatible to the prevailing IC technology for fabricating Ge SETs with Ge QDs formed by selective oxidation of Si 1-x Ge x alloys. 12 Electrical characteristics and quantum mechanical effects of the Ge SETs would be investigated experimentally and theoretically.
The fabrication of Ge SETs started from a silicon-oninsulator (SOI) wafer prepared by separation by implanted oxygen technology. The top silicon layer was thinned to 30 nm by repeated thermal oxidation and subsequent wet etching processes. Then, a trilayer of a 10 nm Si buffer layer, an 8 nm strained Si 0.95 Ge 0.05 and a topmost 2 nm Si cap layer was grown by ultrahigh vacuum chemical vapor deposition at 550°C. The top Si/ Si 0.95 Ge 0.05 / Si multiplayer was patterned using electron-beam (e-beam) lithography and dry etching to form narrow wire structures with the widths of 20-50 nm and the lengths of 50-120 nm as shown in Fig. 1 . Next, the buried oxide beneath the nanowires is etched transforming them into free-standing bridges. Subsequently, thermal oxidation was performed to completely oxidize the Si/ Si 0.95 Ge 0.05 / Si wires, which would induce the Ge atom's segregation out of the growing oxide 13 and the formation of Ge nanocrystals by the subsequent Ge agglomeration. 12 After thermal oxidation, a 200 nm thick polysilicon was deposited as gate electrode and the rest of the device process is similar to a standard metal-oxide-semiconductor field effect transistor fabrication. Transmission electron microscopy (TEM) was used to observe the formation of Ge QDs and to characterize the dot size and spatial distribution. The devices were electrically characterized using an HP-4156 precision semiconductor parameter analyzer. APPLIED PHYSICS LETTERS VOLUME 85, NUMBER 9 Ge QDs formed hereby have an average diameter of 6.14 nm with a dot density of 6.4ϫ 10 11 cm −2 as calculated from the planview TEM micrograph [ Fig. 2(b) ]. Instead of being determined by the resolutions of e-beam lithography and etching, the size and spatial distribution of the Ge QDs could be tunable by varying the conditions of thermal oxidation and the Ge concentration in Si 1-x Ge x alloys. 12 The measured (solid line) and calculated (dashed line) drain currents ͑I d ͒ as a function of gate voltage ͑V g ͒ at drain voltage ͑V d ͒ of 50 mV are shown in Fig. 3 . Three current peaks were experimentally observed within this voltage range. A large Coulomb-blockade oscillation with the peakto-valley current ratio of 1.92 is observed around the second peak at room temperature. The gate voltage separations ͑⌬V g ͒ between these peaks are nearly the same, 0.5 V, which implies that electron correlations are strong and these major peaks come from the same dot. In order to justify the current behavior of Ge SETs, we also used Keldysh Green's function 14 and two-level Anderson model to calculate the tunneling current through Ge QDs. The simulation result matches with the experimental data at small gate voltages, but not in large gate voltage regime. This discrepancy comes from that the broadening of energy levels at large gate voltages was ignored and the current through higher-energy levels was not taken into account in this calculation. The first current peak corresponds to the line up of the lowest-energy level of QDs with Fermi energy of electrodes, while the second peak is attributed to the Coulomb blockade induced by electron-electron interaction at the ground state. The excitedstate energy levels of QDs would be renormalized by the large electrical static potential of the electrons located at the ground state. Therefore, the current reaches the third peak when the renormalized first-excited state of QDs becomes aligned with the Fermi level of source electrode. Theoretical discussion of the detailed behavior of Ge SETs will be discussed elsewhere.
Coulomb staircases and negative differential conductances are observed in the I d -V d characteristics at room temperature (not shown here), which originate from the interplay between confinement and electron correlation. 15 To extract the electronic structure in the Ge QD, we took a contour plot of the differential conductance ͑‫ץ‬I d / ‫ץ‬V d ͒ as a function of V g and V d in Fig. 4 . Rhombus shapes caused by Coulombblockade effect are observed at room temperature. The Coulomb gap decreases as the gate voltage increases because the gate voltage pulls down the potential barrier at the constricted regions, resulting in relaxation of electron confinement. From the slopes of the Coulomb-blockade rhombus region, we can extract the ratio of the gate-dot ͑C g ͒, draindot ͑C d ͒, and source-dot ͑C s ͒ capacitance. 16 In this device, the ratio is calculated as C g : C d : C s = 1 : 1.4: 1.6 and the gain modulation factor ␣ [the ratio of the gate-dot capacitance to the total capacitance of the dot ͑C total ͒] is estimated to be 0.25. Therefore, we could obtain the single-electron addition energy, E a , as 125 meV by multiplying ␣ and ⌬V g . The dot size of 14.2 nm corresponding to this addition energy is determined by a simple numerical simulation, in which a spherical Ge QD embedded in SiO 2 matrix is assumed and the polarization effect 17 due to the difference of dielectric constants between the Ge QD and SiO 2 has been taken into account. In this case, the charging energy is 75 meV and the energy level separation is 50 meV. Accordingly, the total capacitance of the dot is calculated to be 2.13 aF. Note that the dot size determined by the above theoretical calculation is larger than that measured by TEM. The assumptions for a spherical Ge QD with infinity barrier potential and an isotropic electron effective mass may explain why the dot size is overestimated.
We have demonstrated a simple and IC-compatible method for fabricating Ge-dot SETs. The Ge QDs formed by selective oxidation of Si 0.95 Ge 0.05 / SOI provide the singleelectron addition energy of about 125 meV, which enables Coulomb-blockade oscillations, Coulomb staircase, and negative differential conductances observable at room temperature. 
